A novel adaptive CMOS low-dropout regulator with 3A sink/source capability.

Yan Yang Qi Wang Yu Wang Liyin Fu Zongliang Huo

Published in: ASICON (2015)

Keyphrases

high speed
low cost
steady state
learning capabilities
closed loop
data sets
power consumption
image processing
image sequences
multiple sources
high levels
circuit design
delay insensitive