Login / Signup
An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors.
Jim Dunning
Gerald Garcia
Jim Lundberg
Ed Nuckolls
Published in:
IEEE J. Solid State Circuits (1995)
Keyphrases
</>
phase locked loop
multipath
high voltage
personal computer
digital content