An 800MHz -122dBc/Hz-at-200kHz Clock Multiplier based on a Combination of PLL and Recirculating DLL.

Sander Gierkink

Published in: ISSCC (2008)

Keyphrases

high speed
floating point
combining multiple
low power
real time
neural network
data mining
machine learning
power consumption
high frame rate
database
frequency band
hardware implementation
frame rate
np complete
objective function
learning algorithm
databases