Login / Signup
High-Level FPGA Accelerator Design for Structured-Mesh-Based Explicit Numerical Solvers.
Kamalakkannan Kamalavasan
Gihan R. Mudalige
István Z. Reguly
Suhaib A. Fahmy
Published in:
IPDPS (2021)
Keyphrases
</>
high level
field programmable gate array
low level
hardware design
case study
engineering design
fpga device
fpga implementation
embedded systems
lower level
design methodology
image processing algorithms
sensitivity analysis
building blocks
signal processing
software engineering
verilog hdl