Login / Signup

VLSI Architecture for High Performance 3GPP Interleaver/Deinterleaver for Turbo Codes.

J. Magdalene MathanaS. BadrinarayananRani Hemamalini
Published in: Int. J. Comput. Commun. Control (2014)
Keyphrases