On the Nature and Inadequacies of Transport Timing Delay Constructs in VHDL Descriptions.