Login / Signup

A FPGA-based parallel semi-naive Bayes classifier implementation.

Sun-Wook ChoiChong Ho Lee
Published in: IEICE Electron. Express (2013)
Keyphrases
  • naive bayes classifier
  • hardware implementation
  • naive bayes
  • training data
  • data points
  • support vector machine
  • variable selection
  • hardware architecture