Login / Signup

Combinational and sequential logic optimization by redundancy addition and removal.

Luis Entrena-ArrontesKwang-Ting Cheng
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1995)
Keyphrases