Login / Signup

A 14-bit 6GS/s DAC Achieving >65dBc SFDR with Bilateral Output Impedance Compensation in 22nm CMOS.

Xipeng XingQiji HuangTinghua ChenHaigang FengZhongfeng Wang
Published in: ISCAS (2024)
Keyphrases