A Verilog piecewise-linear analog behavior model for mixed-signal validation.

Published in: CICC (2013)

Keyphrases