Login / Signup

A 2-20 Gbps Clock and Data Recovery Based on Phase Interpolation and Delay Locked Loop.

Yinghao ChenYingmei ChenWentian FanQingyi ZhaoEn ZhuZhengfei Hu
Published in: Circuits Syst. Signal Process. (2024)
Keyphrases