Login / Signup

An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors.

Catherine H. GebotysRobert J. Gebotys
Published in: ISLPED (1998)
Keyphrases