Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-switched Inter-FPGA Networks.
Marius MeyerTobias KenterChristian PlesslPublished in: ACM Trans. Reconfigurable Technol. Syst. (2023)
Keyphrases
- high speed
- high performance computing
- field programmable gate array
- real time image processing
- gate array
- power reduction
- hardware implementation
- parallel architecture
- verilog hdl
- real time
- parallel computing
- massively parallel
- social networks
- low cost
- hardware architecture
- general purpose
- signal processing
- fpga implementation
- hardware design
- dedicated hardware
- parallel implementation
- message passing
- hardware architectures
- parallel hardware
- low power
- message passing interface
- power consumption
- reconfigurable hardware
- hardware software
- scientific computing
- pipelined architecture
- software implementation