Login / Signup

A 1.5-5.0 Gb/s clock and data recovery circuit with dual-PFD phase-rotating phase locked loop.

Dong-Ho ChoiChangsik Yoo
Published in: IEICE Electron. Express (2014)
Keyphrases