Login / Signup
A 1.5-5.0 Gb/s clock and data recovery circuit with dual-PFD phase-rotating phase locked loop.
Dong-Ho Choi
Changsik Yoo
Published in:
IEICE Electron. Express (2014)
Keyphrases
</>
data sets
high speed
database
image data
raw data
synthetic data
data structure
high quality
data sources
data analysis
multiscale
data quality
expert systems
response time
data processing
computer systems
training samples