A VLSI Design of High Speed Bit-level Viterbi Decoder.

Min Woo Kim Jun Dong Cho

Published in: APCCAS (2006)

Keyphrases

vlsi design
high speed
hidden markov models
low complexity
databases
design methodology
noisy channel
neural network
real world
case study
successive approximation