Login / Signup

A self-calibrated delay-locked loop with low static phase error.

Shao-Ku KaoHsiang-Chi ChengJian-Da Lin
Published in: Int. J. Circuit Theory Appl. (2016)
Keyphrases