Login / Signup
Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design.
Radivoje Zarubica
Stephen G. Wilson
Eric K. Hall
Published in:
GLOBECOM (2007)
Keyphrases
</>
low density parity check
ldpc codes
decoding algorithm
error correction
channel coding
message passing
distributed video coding
low complexity
vlsi architecture
video sequences
turbo codes
channel capacity