Login / Signup
Compress: Reducing Area and Latency of Masked Pipelined Circuits.
Gaëtan Cassiers
Barbara Gigerl
Stefan Mangard
Charles Momin
Rishub Nagpal
Published in:
IACR Cryptol. ePrint Arch. (2023)
Keyphrases
</>
power reduction
data compression
low latency
website
high speed
analog circuits
data flow
prefetching
analog vlsi
logic synthesis
logic circuits
asynchronous circuits
significantly reduced
real time
response time
search algorithm
knowledge base
real world
databases