Login / Signup
Optimal choice of intermediate latching to maximize throughput in VLSI circuits.
Peter R. Cappello
Andrea S. LaPaugh
Kenneth Steiglitz
Published in:
ICASSP (1983)
Keyphrases
</>
vlsi circuits
dynamic programming
low power
optimal solution
worst case
response time
low cost
video data
space time