Login / Signup
Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques.
Zhen Luo
Margaret Martonosi
Published in:
IEEE Trans. Computers (2000)
Keyphrases
</>
floating point
floating point arithmetic
instruction set
fixed point
square root
graphics processing units
floating point unit
low cost
sparse matrices
massively parallel
computer systems
active contours
file system
hardware and software
higher order
interval arithmetic
image processing