A DLL-Based Programmable Clock Multiplier in 0.18-µm CMOS With -70 dBc Reference Spur.

Prabir C. Maulik Douglas A. Mercer

Published in: IEEE J. Solid State Circuits (2007)

Keyphrases

power consumption
high speed
low cost
single chip
neural network
data sets
type ii
artificial neural networks
floating point
circuit design
search algorithm
general purpose
hardware implementation
power supply
analog vlsi