Login / Signup
A highly parallel coding unit size selection for HEVC.
Liron Anavi
Avi Giterman
Maya Fainshtein
Vladi Solomon
Yair Moshe
Published in:
ICASSP (2016)
Keyphrases
</>
highly parallel
efficient implementation
single chip
coding scheme
parallel architectures
general purpose
coding efficiency
single pass
computational complexity
information systems
high speed
image quality
low power
intra prediction