An Analytical Placer for VLSI Standard Cell Placement.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2012)