Login / Signup

A New FPGA-Based Controller Card for the Optimisation of the Front-End Readout Electronics of Charged-Particle Veto Detector at ALICE.

Clive SegunaEdward GattJordan Lee GauciGiacinto De CataldoIvan GrechOwen Casha
Published in: NGCAS (2018)
Keyphrases