Login / Signup
Architectural simulation for a programmable DSP chip set.
Jong Tae Lee
Jaemin Kim
Jae Cheol Son
Published in:
ASP-DAC (1995)
Keyphrases
</>
image processing
small number
neural network
high speed
simulation model
database
real time
learning algorithm
clustering algorithm
mathematical model