Login / Signup

A global interconnect reduction technique during high level synthesis.

Taemin KimXun Liu
Published in: ASP-DAC (2010)
Keyphrases
  • high level synthesis
  • artificial intelligence
  • data analysis
  • high speed
  • parallel architecture
  • image analysis