A DLL based clock multiplier using rotational DCDL and PRNG for spur reduction.

Jinseop Noh Dong-Woo Jee

Published in: IEICE Electron. Express (2019)

Keyphrases

random number generator
power consumption
hardware implementation
high speed
floating point
random number
pseudorandom number
max sat