Login / Signup
Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities.
Yan Li
Gordon W. Roberts
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2018)
Keyphrases
</>
high order
higher order
type ii
low order
pairwise
sigma delta
lower order
closed loop