A near-optimal instruction scheduler for a tightly constrained, variable instruction set embedded processor.

Jack Liu Fred C. Chow

Published in: CASES (2002)

Keyphrases

instruction set
embedded systems
floating point
computer architecture
application specific
level parallelism
low cost
ibm power processor
instruction set architecture
artificial intelligence
general purpose
information systems
response time