Login / Signup
Processor Verification with Precise Exeptions and Speculative Execution.
Jun Sawada
Warren A. Hunt Jr.
Published in:
CAV (1998)
Keyphrases
</>
speculative execution
memory subsystem
parallel processing
model checking
single chip
instruction set
database systems
computer systems
computer architecture
parallel architecture
ibm zenterprise