Login / Signup
Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining Architecture.
Jeng-Han Tsai
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2019)
Keyphrases
</>
fully integrated
power consumption
chip design
high speed
cmos image sensor
nm technology
knowledge based systems
design methodology
low cost
decision making
low power
high power
cmos technology
circuit design
data warehouse
knowledge base
e learning