Performance analysis of on-chip bufferless router with multi-ejection ports.

Chaochao Feng Zhuofan Liao Zhonghai Lu Axel Jantsch Zhenyu Zhao

Published in: ASICON (2015)

Keyphrases

high speed
network on chip
low cost
real time
data sets
genetic algorithm
analog vlsi