Login / Signup

VLSI architecture design and implementation of a LDPC encoder for the IEEE 802.22 WRAN standard.

Nelson Alves Ferreira NetoJoaquim Ranyere S. de OliveiraWagner Luiz Alves de OliveiraJoão Carlos N. Bittencourt
Published in: PATMOS (2015)
Keyphrases
  • vlsi architecture
  • low complexity
  • vlsi implementation
  • real time
  • low power
  • multiresolution
  • bit rate
  • low density parity check