Login / Signup

Improved Layout-Driven Area-Constrained Timing Optimization by Net Buffering.

Rajeev Murgai
Published in: VLSI Design (2005)
Keyphrases