Sign in

CMOS Delay and Power Model Equations for Simultaneous Transistor and Interconnect Wire Analysis and Optimization.

Sangho LeeEdwin W. Greeneich
Published in: VLSI Design (2002)
Keyphrases