Login / Signup
Approximation-aware Multi-Level Cells STT-RAM cache architecture.
Felipe Sampaio
Muhammad Shafique
Bruno Zatt
Sergio Bampi
Jörg Henkel
Published in:
CASES (2015)
Keyphrases
</>
memory access
multi layer
design considerations
main memory
data access
memory hierarchy
prefetching
caching scheme
approximation algorithms
management system
closed form
data flow
query processing
database
software architecture
response time
approximation error
instruction set
cache misses