Login / Signup
Modeling shared cache and bus in multi-cores for timing analysis.
Sudipta Chattopadhyay
Abhik Roychoudhury
Tulika Mitra
Published in:
SCOPES (2010)
Keyphrases
</>
parallel algorithm
high speed
hit rate
databases
neural network
database
data sets
data access
back end