Faster Adder Circuits for Inputs with Prescribed Arrival Times.

Ulrich Brenner Anna Hermann

Published in: CoRR (2017)

Keyphrases

arrival times
logic circuits
power dissipation
single server
equally spaced
high speed
delay insensitive
np hard
linear programming
ant colony optimization
low power
data flow