Login / Signup

A high-resolution all-digital pulse-width modulator architecture with a tunable delay element in CMOS.

Juan Ignacio MoralesFernando ChierchiePablo Sergio MandolesiEduardo Emilio Paolini
Published in: Int. J. Circuit Theory Appl. (2020)
Keyphrases