Sign in

A scan cell architecture for inter-clock at-speed delay testing.

Kyoung Youn ChoRajagopalan Srinivasan
Published in: VTS (2011)
Keyphrases