Login / Signup

A 10.7b 300MS/s Two-Step Digital-Slope ADC in 65nm CMOS.

Chun-Chieh PengTa-Shun Chu
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2020)
Keyphrases