Login / Signup
A 10.7b 300MS/s Two-Step Digital-Slope ADC in 65nm CMOS.
Chun-Chieh Peng
Ta-Shun Chu
Published in:
IEEE Trans. Circuits Syst. I Regul. Pap. (2020)
Keyphrases
</>
analog to digital converter
metal oxide semiconductor
circuit design
post processing
digital straight line
low cost
high speed
sigma delta
cmos image sensor
image sensor
cmos technology
database
parallel processing
low power
dynamic range