Login / Signup
Exploiting maximum throughput in 3D multicore architectures with stacked NUCA cache.
Asim Khan
Kyungsu Kang
Chong-Min Kyung
Published in:
VLSI-SoC (2011)
Keyphrases
</>
memory hierarchy
memory management
response time
prefetching
energy dissipation
main memory
computing power
memory bandwidth
database systems
parallel programming
level parallelism
memory subsystem
web pages
multicore processors
embedded processors
secondary storage
multi core processors
high end