SRAM Design Techniques for Sub-nano CMOS Technology.

Published in: MTDT (2006)

Keyphrases

cmos technology
low power
power consumption
power dissipation
case study
single chip
real time
user interface
low cost
design methodology
spl times
low voltage