Login / Signup

Design and Performance of a Sub-Nano-Ampere Two-Stage Power Management Circuit in 0.35-µm CMOS for Dust-Size Sensor Nodes.

Mamoru UgajinToshishige ShimamuraShin'ichiro MutohMitsuru Harada
Published in: IEICE Trans. Electron. (2011)
Keyphrases