The design and transport latency analysis of a locality-aware network on chip architecture.

Chung-Ping Young Chung-Chu Chia Yen-Bor Lin

Published in: APCCAS (2008)

Keyphrases

hardware design
network on chip
real time
design methodology
high speed
network simulator
packet switched