Login / Signup
A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders.
Georgios Tzimpragos
Christoforos Kachris
Dimitrios Soudris
Ioannis Tomkos
Published in:
IPDPS Workshops (2014)
Keyphrases
</>
search space
hardware implementation
search strategy
computational complexity
highly efficient
optimal solution
search algorithm
low latency
hardware architecture
real time
multi dimensional
orders of magnitude
classification algorithm
high throughput