Co-simulation framework for networked multi-core chips with interleaving discrete event simulation tools.