Logic Reduction in Timed Asynchronous Circuits.

Uwe F. Baake Sorin A. Huss

Published in: ISCAS (1995)

Keyphrases

asynchronous circuits
delay insensitive
process algebra
model checking
petri net
reduction method
timed automata
knowledge base
rough sets
logic programming