Login / Signup
The design of a modulo scheduler for a superscalar RISC processor.
P. Tinumalai
Boris Beylin
Krishna Subramanian
Published in:
IEEE PACT (1996)
Keyphrases
</>
instruction set
design process
computer architecture
knowledge based systems
building blocks
single chip
data structure
software architecture
efficient implementation
design principles
application specific
memory management
computation intensive