Login / Signup

A transactional memory with automatic performance tuning.

Qingping WangSameer KulkarniJohn CavazosMichael F. Spear
Published in: ACM Trans. Archit. Code Optim. (2012)
Keyphrases
  • hardware design
  • transactional memory
  • parallel execution
  • massively parallel
  • response time